C6670

From Texas Instruments Wiki
Jump to: navigation, search

TMS320C6670 Features

C6670 Block Diagram.png
  • New C66x Core
    • 4 New C66x Cores @ 1-1.2 GHz
    • High Performance Fixed and Floating Point Cores
    • 153.8 GMACs Theoretical across all 4 cores
    • 76.8 GFLOPs Theoretical across all 4 cores
  • Multi-Core Architecture
    • Multi Core Navigator
    • Hyperlink
    • TeraNet
  • Memory Architecture
    • 4MB Local L2/core – 1MB/Core
    • 2MB Multicore Shared Memory (MSM)
    • Multicore Shared Memory Controller (MSMC)
    • Boot ROM,DDR3-1600MHz (64-bit)
    • Address Translation & ECC
  • Acceleration
    • Physical Layer Acceleration
      • 2x TCP3d: Turbo Decode – Up to 400Mbps (2x 200Mbps)
      • TCP3e: Turbo Encode – Up to 550Mbps
      • 2x FFTC: FFT/iFFT and DFT/iDFT - 2048 FFT every 4.6µs
      • 4 x VCP2 for voice channel decoding
    • Upper Layer Acceleration
      • Crypto – IPSec ESP, AH Tunneling, SRTP, GSM/WCDMA/LTE Air Interface Ciphering
      • Packet Accelerator – Multiple IP Addr, 1Gbps @ 1.5M packets/sec, UDP Checksum, QoS Support
  • Interfaces
    • AIF2: 6 lanes – Up to 6.144Gbps/lane
    • x4 Serial RapidIO rev 2.1
    • 2 10/100/1000 Mbps Ethernet SGMII ports w/ Embedded Switch
    • PCIe Gen II single and dual lanes
    • I2C, SPI, GPIO, UART
  • Technology
    • 40nm High Performance Node
    • Package- 24x24mm, 841 Pin (Full-array)
    • Smart Reflex for power savings
    • Embedded Trace Buffer (ETB) & System Trace Buffer (STB)

see also: Keystone/C667x_Family