DM6467 VDCE Optimization Presentation

From Texas Instruments Embedded Processors Wiki

Jump to: navigation, search
Translate this page to   

Contents

Agenda


CCV

Vdce optimisation ccv.jpg


422 Resize

Vdce optimisation 422resize.jpg


Blending

Vdce optimisation blend.jpg


Performance Enhancement

Mode Initial Figure Latest Figure Method
422 Resize (1920x 1080 to 720x 480) ~60ms ~20ms 1. Stage Swap
2. Only Chroma Handling for Intermediate Buffer
3. PRCS = 256
422-> 420 CCV (1920 x 1080) ~33ms ~18ms 1. Parallelized EDMA for Luma
2. PRCS = 256
420-> 422 CCV (1920 x 1080) ~29ms ~13ms 1. Parallelized EDMA for Luma
2. PRCS = 256
Blending (1920 x 1080 image) ~62ms ~4ms for 120x60 bitmap 1. Selective Blending
2. Only Chroma Handling for Intermediate Buffer
3. PRCS = 256

Streaming recording of above presentation

       * [[1][Linux LSP - VDCE Optimizations]]
E2e.jpg For technical support please post your questions at http://e2e.ti.com. Please post only comments about the article DM6467 VDCE Optimization Presentation here.
Hyperlink blue.png Links
ARM Microcontroller MCU ARM Processor Digital Media Processor Digital Signal Processing Microcontroller MCU Multi Core Processor
Ultra Low Power DSP 8 bit Microcontroller MCU 16 bit Microcontroller MCU 32 bit Microcontroller MCU

Leave a Comment
Personal tools
Namespaces
Variants
Actions
Navigation
Print/export
Toolbox