Ultra Low Power DSP Advantage
From Texas Instruments Embedded Processors Wiki
(Redirected from Low Power Considerations for 55x)
Translate this page to
Contents |
C5515 Power Comparison of C55x with nearest DSP Competitor
Power consumption for 75%Dual-MAC + 25% Add routine for CPU core + memory + PLL
Battery life comparison is for 75%Dual-MAC + 25% Add routine for CPU core + memory + PLL. The bar in blue indicates the battery life for 128kbps, 44.1 KHz, Stereo MP3 decode on C5515.
Low Power Considerations for C55x
The 55x DSP is known for its low power consumption.
Tips for getting into low power state
There are a few common things to remember
- If you put the SDRAM in a self-refresh state you can then idle the EMIF. More documentation on this subject can be found in section 3.9.3.2 of the EMIF Reference Guide.
- If you have an emulator connected to your board then you will not be able to idle the CPU.
- Make sure that no interrupts are pending in IFR0/IFR1 when you try to idle the CPU. You can clear pending interrupts by writing 0xFFFF to IFR0/IFR1.
- Low Power RTC mode
Also, check out this article from EE Times.
Low power and Code Composer Studio
- C55x cores which do not have ICEpick will have the CPU clocked while the debugger is connected. Run-Free mode will disconnect CCS, but does allow the CPU to run without acknowledging debug halt events. This does not prevent IDLE as the debug logic supports this.
