MSP430 Instruction Set
From Texas Instruments Embedded Processors Wiki
MSP430 does not provide a list of all the op-codes because there are many available addressing modes. However, a description is available for the individual bits that make up the various opcodes, depending on instruction and addressing mode.
The MSP430xxxx Family User`s Guide(For Eg: MSP430x1xx Family User`s Guide ,MSP430x2xx Family User`s Guide) shows all the information available for the instruction set in the `RISC 16-Bit CPU` chapter. The `Addressing Modes` section explains the `As` and `Ad` bits. In the `Instruction Set` section you can see how the HEX representation of an instruction is built from the bits:
- opcode
- S-Reg (0b0000 = R0, 0b0001 = R1 ... 0b1111 = R15)
- D-Reg (0b0000 = R0, 0b0001 = R1 ... 0b1111 = R15)
- Ad
- As
- Byte or Word operation (B/W)
The section `Instruction Set Description` contains the Core Instruction Map.
The section `Instruction Cycles and Lengths` outlines the number of clock cycles used for the instructions. The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used - not the instruction itself. The number of clock cycles refers to the MCLK.
Leave a CommentComments
Pat Beirne: <patbeirneottawa@netscape.net> I've got a summary of the instruction set (a reference guide, if you will) on my website at http://www.csit.carleton.ca/~pbeirne/NET3001/Resources/msp430-assembly-ref.pdf
