Multicore

From Texas Instruments Wiki
Jump to: navigation, search


KeyStone II (66AK2x/AM5K2x) KeyStone I (C667x/C665x) C647x

Features

  • Fixed/Float 32-bit C66x DSP (up to 8 cores)
    • up to 352 GMAC/176 GFLOP @ 1.4GHz
    • L1 512 KB(64KB per core)
    • L2 8192 KB(1MB per core)
  • ARM Cortex-A15 (up to 4 cores)
    • up to 19600 ARM MIPS @ 1.4GHz
    • L1 256 KB(ARM Cluster)
    • L2 4096 KB (ARM Cluster)
  • up to 6144 KB L2(Shared)
  • 72-Bit DDR3 Interface (DDR3-1600)
  • Extensive High-Bandwidth Connectivity
  • Network Coprocessor and Multicore Navigator
  • SYS/BIOS, Multicore SDK
66ak2hx dsp+arm chip.jpg

Features C667x

  • Fixed/Float 32-bit DSP (up to 8 cores)
    • upto 320 GMAC/160 GFLOP @ 1.25GHz
    • 32KB L1P & 32KB L1D
    • 512KB L2 Per Core
  • 4MB Shared L2
  • 72-Bit DDR3 Interface (DDR3-1600)
  • Extensive High-Bandwidth Connectivity
  • Network Coprocessor and Multicore Navigator
  • SYS/BIOS, Multicore SDK
Chip picture of c66x.jpg

Features C665x

  • Fixed/Float 32-bit DSP (up to 2 cores)
    • upto 80 GMAC/40 GFLOP @ 1.25GHz
    • 32KB L1P & 32KB L1D
    • 1MB L2 per Core
  • 1MB Shared Onchip RAM
  • 72-Bit DDR3 Interface (DDR3-1333)
  • Extensive High-Bandwidth Connectivity
  • Multicore Navigator
  • Power Optimized
  • SYS/BIOS, Multicore SDK
Chip picture of c66x.jpg

Features

  • Fixed-pt 32-bit DSP (up to 6 cores)
    • up to 28800 MMACS @ 1.2GHz
    • 32KB L1P & 32KB L1D per Core
    • up to 1MB L2 per Core
  • up to 1MB Shared L2
  • 32-Bit DDR2 Interface (DDR2-667)
  • Telephony/Wireless accelerators
  • SYS/BIOS, Multicore SDK
Chip picture of C647x.jpg


Development Tools Evaluation Kits Software Stacks