

# C6000 Host Intrinsic

Texas Instruments

# Outline

- DSP Software Development cycle
- Introduction to C Intrinsics
- Host Intrinsics implementation
- C64x IIR Example – build, run, test on DSP & host
- Conclusions

# DSP Software Development Cycle

Common steps taken to develop DSP software

**Step 1: Develop Understanding**

Develop a Floating Point Simulation



Debug the Simulation

**Step 2: Address Scaling Issues**

Develop a Fixed Point Simulation



Debug the Simulation

**Step 3: Optimize for Performance**

Develop an Assembly Version



Debug the Assembly Version

# Issues with the 3 Step Approach

- Each step takes time and resources
- Algorithm testing at each stage
- Multiple versions of the algorithm – version control headaches
- Evaluation of processor instruction set compatibility and MIPS requirements often occurs late in the software development cycle
- Debugging algorithms on a pipelined and/or parallel processor can be very difficult (the problem is getting more difficult as processors get more complicated)

Can the Development Cycle be shortened ? **Yes !**

# Improved Development Cycle

- Merge Steps 2 and 3

**Step 1: Develop Understanding**

Develop a Floating Point Simulation



Debug the Simulation

**Step 2: Address Scaling Issues and Optimize for Performance**

Simultaneously Develop a Fixed Point Simulation and an Assembly Version



Simultaneously Debug the Simulation and the Assembly

**Question: How can these steps be combined ?**

# Introduction to C Intrinsics

Answer: **C Intrinsics**

What are C Intrinsics ?

- Special C function calls that the TI compiler recognizes and then maps directly into inline assembly instructions

Example: ADD2 – adds the upper and lower 16-bit portions of a 32 bit register

Assembly instruction: ADD2 (.unit) src1,src2,dst

C Intrinsic: dst = \_add2(src1,src2)

# C Intrinsic Basics

- Example: C code with `_add2()` intrinsic and the resulting assembly code after compiling with TI compiler

C code

C6x Assembly Code

```

Function Example() {
    .
    y = _add2(a,b);
    .
}
    
```

Compile

```

Example:
    .
    ADD2 . S1 A1,A2,A3
    .
    .
    
```

# Host Intrinsic

How can C Intrinsic be leveraged to shorten  
The Software Development Cycle ?

- Create a Library with a function for each C Intrinsic. The function simulates the mathematical operations of the corresponding DSP assembly instruction.

This library is called **Host Intrinsic**



# Host Intrinsic

- Example: ADD2

C code

```
example() {
    .
    y = _add2(a,b);
    .
}
```

```
// C6xSimulatorTypes.h
union reg32
{
    int32    x1;
    int32x2  x2;
    int32x4  x4;

    uint32   x1u;
    int32x2u x2u;
    int32x4u x4u;
};

// C6xSimulator.c
int32 _add2(int32 a,int32 b)
{
    union reg32 a32,b32,y32;

    a32.x1 = a;
    b32.x1 = b;

    y32.x2.lo = a32.x2.lo + b32.x2.lo;
    y32.x2.hi = a32.x2.hi + b32.x2.hi;

    return(y32.x1);
} /* end of _add2() function */
```

# Host Intrinsic


How many Intrinsic exist for each DSP family ?

TMS320C62x: 49

TMS320C64x: 107

TMS320C64x+ : 27

TMS320C67x: 6



**Most algorithms  
written in assembly  
can now be  
expressed in C code  
with Intrinsic function  
calls**

Note : above numbers reflect unique intrinsics per ISA. All c62 & c64 intrinsics can naturally be used on c64+ devices.

# Using the Host Intrinsic

- Develop C/C++ code with C Intrinsic function calls.
- Compile the C/C++ code with the Host Intrinsic
- Debug and evaluate the performance of the algorithms in a C/C++ host programming environment
- Rely on TI tools to generate an optimized assembly version of the C/C++ code for the DSP

**Benefit:** One version of C/C++ code that runs in both the C/C++ host programming environment and the DSP

# Using the Host Intrinsic


Given the Host Intrinsic, what C/C++ programming and host platforms can be used to develop and debug DSP code ?

- Many options exist
  - Third party IDEs (Microsoft Visual C/C++, Borland C/C++)
  - Matlab and Simulink by MathWorks
  - GNU tools
  - Others

# Migrating C/C++ Code to the DSP

The steps required to execute the fixed point C/C++ code designed with Host Ininsics

- Link the same C/C++ code into your CCS environment
- Compile the C/C++ code using TI tools
- Download the executable file into the DSP
- Run the code



- The compiler replaces the Intrinsic function calls with inline assembly instructions
- The level of optimization for the assembly instructions is set using compiler options

# How Does it Work ?

- C/C++ code can directly access DSP assembly instructions without actually writing assembly code
- Eliminate headaches associated with assembly programming
  - Pipeline scheduling
  - Register allocation
  - Unit allocation
  - Stack manipulation
  - Parallel instruction debug
- **Conclusion:** Make the compiler do the hard work !

# C6x Host Intrinsic - Implementation

- **Core consists of three files**
  - C6xSimulator.c - implementation
  - C6xSimulator.h - prototypes
  - C6xSimulatorTypes.h - typedefs
- **Contains C functions for representing the numerical operations of DSP assembly instructions**
- **Examples / Test-suite**
  - Unit\_test : tests each intrinsic individually
    - C6xSimulator\_test, C6xSimulator\_main
  - System test(s) : exercises multiple intrinsics together in real functions
    - K\_iir, K\_scaling1to4, K\_median3x3, K\_filt\_long, K\_fdct\_8x8, K\_idct\_8x8 : c64 (Kelvin) examples
    - J\_cnv\_dec : c64+ (Joule) example

# Example – K\_iir (c64 IIR filter) (1)

## Walk-thru of K\_iir

- Code
- Directory layout
- Build & run under GCC
- Build & run in CCS

```

// Iterate over the biquads, two per iteration.
for (i = j = k = 0; i < nCoefs; i += 8, j += 2, k++)
{
    p0 = _dotp2(_hi(CoefAddr[j+0]), StateAddr_i[j+0]);
    p1 = _dotp2(_hi(CoefAddr[j+1]), StateAddr_i[j+1]);
    p2 = _dotp2(_lo(CoefAddr[j+0]), StateAddr_i[j+0]);
    p3 = _dotp2(_lo(CoefAddr[j+1]), StateAddr_i[j+1]);

    t0 = x + ( p0          >> 14);
    x  = x + ((p0 + p2) >> 14);
    t1 = x + ( p1          >> 14);
    x  = x + ((p1 + p3) >> 14);

    StateAddr_i[j+0] = _pack2(StateAddr_i[j+0], t0);
    newState_j_1     = _pack2(StateAddr_i[j+1], t1);
    if (i + 4 < nCoefs)
        StateAddr_i[j+1] = newState_j_1;
}

```

iir\_i.c

## Code


- Exercises multiple intrinsics
- iir\_i.c : Intrinsics C version



## Example – K\_iir (c64 IIR filter) (2)

### K\_iir – Directory layout

- iir\_i.[ch] : intrinsics C version
- iir\_c.[ch] : pure C version
- iir\_d.c : test-harness comparing results of C & intrinsics-C versions
- Ink.cmd : TI DSP linker command file
- K\_iir.pjt : CCS project file for TI DSP
- Debug.lkf : linker options, libraries for TI DSP CCS project
- makefile : host makefile for GCC build environment



This pattern followed by all examples

# Example – K\_iir (c64 IIR filter) (3)

## K\_iir – Build & run under gcc

- Build via 'make'
- Warnings explained in Caveats slide
- -D flags (see readme for more detail)
  - -DSIMULATION : required – brings in C intrinsics prototypes
  - -DLITTLE\_ENDIAN\_HOST or -DBIG\_ENDIAN\_HOST : required. Little endian for e.g. Linux, PC. Big-endian for Sparc.
  - -DTMS320C62X or -DTMS320C64X or -DTMS320C64PX : required : constrain to c62 or c64 or c64+ intrinsics
  
- All tests return fail = 0 or 1.
- 0 indicates success, 1 is failure. Enables scripting regression tests

```

$ [K_iir > ] make
----- Building debug application -----
gcc -I. -I../c6xsim -Wall -g -DSIMULATION -
DLITTLE_ENDIAN_HOST -DTMS320C64X -o d
bg/K_iir iir_i.c iir_c.c iir_d.c
../c6xsim/C6xSimulator.c \
-lc
iir_i.c:77: warning: ignoring #pragma CODE_SECTION
iir_c.c:36: warning: ignoring #pragma CODE_SECTION
iir_c.c:37: warning: ignoring #pragma CODE_SECTION
iir_d.c:32: warning: ignoring #pragma DATA_ALIGN
iir_d.c:33: warning: ignoring #pragma DATA_ALIGN
iir_d.c:34: warning: ignoring #pragma DATA_ALIGN
iir_d.c:36: warning: ignoring #pragma DATA_ALIGN
iir_d.c:37: warning: ignoring #pragma DATA_ALIGN
The build was successful


$ [K_iir > ] ./dbg/K_iir.exe
K_IIR: Result pass

```

# Example – K\_iir (c64 IIR filter) (4)

## K\_iir – Build & run in CCS

- Build via CCS project file (.pj1)
- -D flags
  - none
- Same pass/fail as host (same code!)
- TI DSP version naturally uses native TI DSP intrinsics – not host intrinsics!



```

C:\my_c_drive_stuff\localwork\cgt_cases\c_intrinsics_host\host_intrin_v0
endianness is defined o
&& !defined(BIG_ENDIAN_)
G_ENDIAN_HOST (i.e. the
C:\my_c_drive_stuff\localwork\cgt_cases\c_intrinsics_host\host_intrin_v0
/* TOP LEVEL DRIVER FOR THE TEST.
*****
int main()
{
    int fail = 0 ;           /* failure s
    int i;

    memset(ptr_Optr_cn , 0x5a, sizeof(ptr_Optr_cn
    memset(ptr_Optr_c , 0x5a, sizeof(ptr_Optr_c

    /******
    /* CALL THE INDIVIDUAL ROUTINES.
K_IIR: Result pass
Build Stdout /
    
```

# Caveats / Notes

## 1. Warnings building under gcc

- These are expected. No DATA\_ALIGN pragma on gcc [instead gcc supports `attribute (aligned)` ]
- Warnings left in place for user to resolve as desired e.g. ignore or `#ifdef` for your host

## 2. `amemdN()` memory intrinsics not fully modeled

- E.g. `_amemd8`, `_amemd8_const` intrinsics tell the compiler to read eg an array of shorts with double-word accesses. This causes LDDW and STDW instructions to be issued for array accesses on TI C64x/c64x+ DSP.
- No easy way to model this via an intrinsic on host side

## 3. Be careful with code using 'double', 'long' etc

- Long is 40 bits on c6000, but 32 bits on most hosts
- advice is to grep your code for 'long', 'double' etc and change to typedefs e.g. `int40` from `C6xSimulatorTypes.h`

## 4. `#include "C6xSimulator.h"`

- Include this header file in your code so you can use the typedefs to run on both TI C6000 DSP & your host platform. eg `int64_d`, `int40` typedefs etc.
- On TI C6000 DSP the only effect will be inclusion of the base typedefs.
- On a host platform the intrinsic prototypes will be included etc

# Conclusions

- **Complete Host port of c62, 64, c64+ intrinsics**
  - Enables run/prototype code on host (eg PC, Sparc...) where the debug environment is often richer (purify, faster I/O etc)
  
- **Tested in wide variety of environments**
  - cygwin with gcc3.3.3
  - Linux hosted on a PC
  - Sparc Solaris workstation (for tests that support big-endian)
  - MSVC 6.0
  - CCS (for native C6000 intrinsics usage)
  
- **Many customers have 2 versions of algorithms : 'golden C' and optimized version. Golden C runs on host or DSP.**
  - Now can have just 1 version : optimized C
  - Vastly reduced maintenance.